



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/834,014	04/12/2001	Scott L. Jacobs	0262-005	5260

23117 7590 06/17/2003

NIXON & VANDERHYE, PC  
1100 N GLEBE ROAD  
8TH FLOOR  
ARLINGTON, VA 22201-4714

EXAMINER

ANDUJAR, LEONARDO

ART UNIT PAPER NUMBER

2826

DATE MAILED: 06/17/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/834,014

Applicant(s)

JACOBS, SCOTT L.

Examiner

Leonardo Andújar

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 04 April 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-15 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

2. The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

3. Claims 1, 3, 5, 7-9, 11, 13 and 15 are rejected under 35 U.S.C. 102(e) as being anticipated by Tokuda et al. (US 5,870,289).

4. Regarding claim 1, Tokuda (e.g. attached fig. 6) shows a microelectronic package comprising:

- A first level substrate including a plurality of microelectronic devices 411 and a plurality of first level substrate input/output pads in a face thereof;
- A thin film decal 451 on the face of the first level substrate and having a first and second opposing faces;
- A second level substrate 480 including a plurality of second level substrate input/output pads on a face thereof;

- And a dielectric adhesive layer 462 adhesively bonded to the thin film decal and to the second substrate.

5. Tokuda shows that the thin film decal includes a plurality of first decal input/output pads on the first face electrically connected to first level substrate input/output pads located in the first level substrate (e.g. fig. 3). Also, the decal includes a plurality of second decal input/output on the second face, which are electrically connected to the first decal input/output pads by internal wiring layers 440. The adhesive layer includes a plurality of conductive vias 470 to electrically connect the second substrate input/output pads to the second decal input/output pads.

6. Regarding claim 3, Tokuda shows the first level substrate is an integrated circuit and the second level is a printed circuit board.

7. Regarding claim 5, Tokuda shows a buffer layer 463 in the dielectric adhesive layer.

8. Regarding claim 7, Tokuda shows that the first face is substantially planar and topography free.

9. Regarding claim 8, Tokuda shows that the thin film decal and the dielectric adhesive layer collectively comprises a Planar Graft Patch that is grafted onto the second level substrate form a process substrate.

10. Regarding claim 9, Tokuda (e.g. attached fig. 6) shows a microelectronic package comprising:

- A substrate 451-1n;
- A release layer on the substrate 461-n;

- A thin film decal 451-n on the release layer, opposite the substrate, and having a first and second opposing faces;
- And a dielectric adhesive layer 462 adhesively bonded to the thin film decal.

11. Tokuda shows that the thin film decal includes a plurality of first decal input/output pads on the first face (e.g. fig. 3). Also, the decal includes a plurality of second decal input/output on the second face, which are electrically connected to the first decal input/output pads by internal wiring layer 440. The adhesive layer includes a plurality of conductive vias 470 to electrically connect the second substrate input/output pads to the second decal input/output pads.

12. Regarding claim 11, Tokuda discloses that the substrate is made of glass (col. 13/lls. 44-48).

13. Regarding claim 13, Tokuda shows a buffer layer 463 in the dielectric adhesive layer.

14. Regarding claim 15, Tokuda shows that the first face is substantially planar and topography free.

### ***Claim Rejections - 35 USC § 103***

15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

16. Claims 2, 4 10 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tokuda et al. (US 5,870,289) in view of Tomura et al. (US 5,640,051).

17. Regarding claims 2 and 10, Tokuda shows most aspects of the instant invention including conductive vias 470. Tokuda does not disclose that the conductive vias comprises a conductive adhesive vias. Nonetheless, it is conventional in the art to fill the vias with conductive adhesive. Tomura (e.g. figs. 5A –5E) shows a substrate having vias 2b filled with a conductive adhesive. Moreover, the conductive adhesive serves to, as well as mechanically adhering the carrier body to the circuit substrate, electrically connect the internal conductor of the carrier body to the terminal electrodes of the circuit substrate (col.5 /lIs. 43-47). It would have been obvious to one of ordinary skill in the art at the time the invention was made to fill the conductive vias disclosed by Tokuda with conductive adhesive to mechanically adhere the substrates as well as to electrically connected the internal conductors as taught by Tomura.

18. Regarding claims 4 and 12, Tokuda in view of Tomura shows that the vias are screened conductive adhesive vias.

19. Claims 6 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tokuda et al. (US 5,870,289) in view of Frankeny et al. (US 5,121,229).

20. Regarding claims 6 and 14, Tokuda shows most aspects of the instant invention including a thin film decal substrate having a first surface. However, Tokuda does not show that the first face includes a rippled surface. Frankeny (e.g. fig. 12) shows a microelectronic substrate having a first face with a rippled surface. Also, Frankeny

discloses that this type of embodiment permits an accurate registration between the cores during its construction process. It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the first face of the film decal substrate disclosed by Tokuda having a rippled surface in order to provide an accurate registration between the cores as taught by Frankeny.

***Response to Arguments***

21. Applicant's arguments filed on 04/04/2033 have been fully considered but they are not persuasive. Applicant argues that it is unclear which features of figure 6 of Tokuda the Examiner is seeking to map the terms of the claim. Nonetheless, Tokuda shows every limitation. As shown in the attachment and stated in the previous office action the first level substrate correspond to the elements 411 and not to the adhesive film 430, the input/output pads correspond to the pads 11 and not the top of the through hole connections 440, thin decal correspond to the substrate 451 and not the substrate 420 as suggested by Applicant. Moreover, Tokuda discloses that decal includes I/O pads in both sides. For example, Tokuda (e.g. fig. 3) I/O leads 150/151 connected to the decal I/O pads.

22. Although the applicant uses terms different to those of Tokuda label the claimed invention (i.e. release layer), this does not result in any structural difference between the claimed invention and the prior art. The use of different terminology to describe the plurality of elements that constitute an integrated circuit as this is just a writing style and the way in which a structural limitation is expressed does not affect the configuration of the described elements. Since the claim does not recite any specific material and/or

the properties of the material that constitute the release layer, this claim language is considered to be just a label. Note that the "release layer" does not necessary imply a specific material. Moreover, the adhesive strength of any material depends of many variables such as stress, temperature, etc.

### ***Conclusion***

23. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. Papers related to this application may be submitted directly to Art Unit 2826 by facsimile transmission. Papers should be faxed to Art Unit 2826 via the Art Unit 2826 Fax Center located in Crystal Plaza 4, room 3C23. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit 2826 Fax Center number is **(703) 308-7722** or **-7724**. The Art Unit 2826 Fax Center is to be used only for papers related to Art Unit 2826 applications.

24. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Leonardo Andújar** at **(703) 308-0080** and between the



Art Unit: 2826

hours of 9:00 AM to 7:00 PM (Eastern Standard Time) Monday through Thursday or by e-mail via Leonardo.Andujar@uspto.gov. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn, can be reached on (703) 308-6601.

25. Any inquiry of a general nature or relating to the status of this application should be directed to the **Group 2800 Receptionist** at **(703) 305-3900**.

26. The following list is the Examiner's field of search for the present Office Action:


Field of Search	Date
U.S. Class / Subclass (es): 257/782, 783 and 778	06/03
Other Documentation:	
Electronic Database(s): East (USPAT, US PGPUB, JPO, EPO, Derwent, IBM TDB)	06/03

**Leonardo Andújar**

Patent Examiner Art Unit 2826

LA

6/13/03

  
**Minhloan Tran**  
**Primary Examiner**  
**Art Unit 2826**




FIG. 6

*first level substrate*

*decal*

*adhesive layer*

*second level substrate*

*substrate*